



Pentium II, III Branch Target Buffer




Athlon BTAC Integrated into Instruction Cache

200



Processor Pipeline Stages









FIG. 6







BTAC Entry



Speculative Branching Operation



Target Address Selection Example



Detection and Correction of Speculative Branch Misprediction

le als

## FIG. 11

## Previous Code Sequence:

0x00000010 JMP 0x00001234

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

0x00001234 SUB 0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	X	SUB	INC	Χ	ADD
B-stage		ADD	Х	X	SUB	X	X
U-stage			ADD	X	X	X	X
V-stage				ADD	X	Х	X
F-stage					ADD	Х	X


Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle


Cycle 5 = speculative branch error detection cycle

Cycle 6 = BTAC invalidate cycle


Cycle 7 = speculative branch error correction cycle




Hybrid Speculative Branch Direction Predictor




Dual CALL/RET Stack Operation



Selective Override of BTAC Prediction Operation



BTAC A/B Replacement Apparatus








FIG. 18



BTAC A/B Replacement Apparatus (Alt. Embodiment)



BTAC A/B/C Replacement Apparatus